lecture7_1_Synthesizable Verilog Coding